STATES PATENT AND TRADEMARK OFFICE

Dominic J. GASBARRO et al. Applicants:

Serial No.: ___09/731,746

December 8, 2000 Filed:

HOST-FABRIC ADAPTER HAVING BANDWIDTH-For:

> OPTIMIZING, AREA-MINIMAL, VERTICAL SLICED MEMORY ARCHITECTURE AND METHOD OF CONNECTING A HOST SYSTEM TO A CHANNEL-BASED SWITCHED FABRIC

IN A DATA NETWORK

Art Unit:

Unknown

Examiner:

Not assigned

05/29/2001 TV0111 00000020 09731746

01 FC:103 ٦.

54.00 OP

PRELIMINARY AMENDMENT

Assistant Commissioner of Patents

January 17, 2001

Washington, DC 20231

Adjustment date: 05/29/2001 TV0111 01/18/2001 HNGOR1 : 00000069 09731746 02 FC:103 -

-72.00 OP-

Prior to examination, please amend the above-identified

application as follows:

IN THE CLAIMS:

Please add new claims 21-24 as follows:

Refund Ref: 05/29/2001

0030004997

A method of storing data consisting of multiple widths \$18.00 1 --21. Credit Card Refund Total:

Am Exp.: XXXXXXXXXXXXIIII iple occurrences of data widths in a memory, comprising:

grouping the data widths of the same size and designating

as registers;

determining the number of registers; 5

selecting a number of vertically arranged memory slices of 6

registers of different sizes based on register width and system

n mayesti Papet.

219.38760X00

12

13

14

u# *•!

16 |--

id 4

2

architecture requirements such that each memory slice has a number of registers provided by said system architecture and is arranged to supply respective bits of data, via a system bus of said register width requirement;

determining the depth of each of said memory slices based on the respective number of registers provided by said system architecture; and

establishing a default location that is initialized to zero ("0") in all subsequent memory slices which serves as a padding value when a memory location of a respective memory slice exceeding a register width of said memory slice is accessed, via said system bus.

- 22. The method as claimed in claim 21, wherein said memory is arranged to store context information needed for one or more Micro-Engines (MEs) in a host-fabric adapter to process host data transfer requests for data transfers.
- 23. The method as claimed in claim 22, wherein, when a register width requirement is 32 bits, and a system architecture requires 15 registers of 8 bits, 8 registers of 12 bits, and 17 registers of 32 bits for a total of 40 registers, said memory having a bandwidth optimized, vertically sliced memory architecture is partitioned into three memory slices, including

14

15

16

17

18

Memory C and Memory Z each contains an additional default, last memory location initialized to zero which serves as a padding value to said system bus of 32 bits, when the respective default, last memory location of a respective memory slice is accessed by said Micro-Engine. --

REMARKS

Claims 1-24 are pending in the application. New claims 21-24 are added to alternatively define the process of designing the context memory of the host channel adapter.

To the extent necessary, applicants petition for an extension of time under 37 C.F.R. §1.136. Please charge any shortage in fees due in connection with the filing of this paper, including extension of time fees, to Deposit Account No. 01-2135 of Antonelli, Terry, Stout & Kraus, LLP (referencing Attorney Docket No. 219.38760X00), and please credit any overpayment of fees to said deposit account.

Respectfully submitted,

ANTONELLI, TERRY, STOUT & KRAUS, LLP

Hung H. Bui, Reg. No. 40,415

Filed: January 17, 2001 1300 North 17th Street, Suite 1800 Arlington, VA 22209 (703) 312-6600 (telephone) (703) 312-6666 (telecopier)